Experimental verification of memristor-based material implication NAND operation
Memristors are being considered as promising devices for highly dense memory systems as well as the potential basis of new computational paradigms. In this scenario, and in relation with data processing, one of the more specific and differential logic functions is the material implication logic also...
| Authors: | , , , , , , , |
|---|---|
| Format: | article |
| Publication Date: | 2017 |
| Country: | España |
| Institution: | Universitat Politècnica de Catalunya (UPC) |
| Repository: | UPCommons. Portal del coneixement obert de la UPC |
| Language: | English |
| OAI Identifier: | oai:upcommons.upc.edu:2117/116636 |
| Online Access: | https://hdl.handle.net/2117/116636 https://dx.doi.org/10.1109/TETC.2017.2760929 |
| Access Level: | Open access |
| Keyword: | Electronic apparatus and appliances Current measurement Electrodes IMPLY function Logic gates material implication memristive circuits Memristors memristors NAND gate implementation Resistance resistive switching Switches Voltage measurement Components electrònics Electrònica -- Aparells i instruments Àrees temàtiques de la UPC::Enginyeria electrònica |
| Summary: | Memristors are being considered as promising devices for highly dense memory systems as well as the potential basis of new computational paradigms. In this scenario, and in relation with data processing, one of the more specific and differential logic functions is the material implication logic also named as IMPLY logic. Many papers have been published in this framework but few of them are related with experimental works using real memristor devices. In the paper authors show the verification of the IMPLY function by using <formula><tex>$\mathrm{Ni}/\mathrm{HfO}_{2}/\mathrm{Si}$</tex></formula> manufactured devices and laboratory measurements. The proper behavior of the IMPLY structure (2 memristors) has been shown. The paper also verifies the proper operation of a two-steps IMPLY-based NAND gate implementation, showing the electrical behavior of the circuit in a cycling operation. A new procedure to implement a NAND gate that requires only one step is experimentally shown as well. |
|---|