A versatile CMOS transistor array IC for the statistical characterization of time-zero variability, RTN, BTI, and HCI
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to se...
| Autores: | , , , , , , , , , |
|---|---|
| Tipo de recurso: | artículo |
| Fecha de publicación: | 2018 |
| País: | España |
| Institución: | Universitat Politècnica de Catalunya (UPC) |
| Repositorio: | UPCommons. Portal del coneixement obert de la UPC |
| Idioma: | inglés |
| OAI Identifier: | oai:upcommons.upc.edu:2117/126049 |
| Acceso en línea: | https://hdl.handle.net/2117/126049 https://dx.doi.org/10.1109/JSSC.2018.2881923 |
| Access Level: | acceso abierto |
| Palabra clave: | Integrated circuits Aging Bias temperature instability (BTI) CMOS Degradation Hot carrier injection (HCI) Negative BTI (NBTI) Positive BTI (PBTI) Random telegraph noise (RTN) Reliability Statistical characterization Variability. Circuits integrats Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
| Sumario: | © 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. |
|---|