A hardware runtime for task-based programming models

© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to se...

Descripción completa

Detalles Bibliográficos
Autores: Tan, Xubin, Bosch, Jaume, Álvarez, Carlos, Jiménez González, Daniel|||0000-0001-6064-7883, Ayguadé Parra, Eduard|||0000-0002-5146-103X, Valero Cortés, Mateo|||0000-0003-2917-2482
Tipo de recurso: artículo
Fecha de publicación:2019
País:España
Institución:Universitat Politècnica de Catalunya (UPC)
Repositorio:UPCommons. Portal del coneixement obert de la UPC
Idioma:inglés
OAI Identifier:oai:upcommons.upc.edu:2117/173031
Acceso en línea:https://hdl.handle.net/2117/173031
https://dx.doi.org/10.1109/TPDS.2019.2907493
Access Level:acceso abierto
Palabra clave:Field programmable gate arrays
Multiprocessors
Parallel processing (Electronic computers)
Fine-grained parallelism
Task-dependence analysis
Nested tasks
Heterogeneous task scheduling
Energy saving
FPGA
Task-based programming models
Matrius de portes programables per l'usuari
Multiprocessadors
Processament en paral·lel (Ordinadors)
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
id ES_00b2acb5b18975b80f53b41d7d8a8fb6
oai_identifier_str oai:upcommons.upc.edu:2117/173031
network_acronym_str ES
network_name_str España
repository_id_str
spelling A hardware runtime for task-based programming modelsTan, XubinBosch, JaumeÁlvarez, CarlosJiménez González, Daniel|||0000-0001-6064-7883Ayguadé Parra, Eduard|||0000-0002-5146-103XValero Cortés, Mateo|||0000-0003-2917-2482Field programmable gate arraysMultiprocessorsParallel processing (Electronic computers)Fine-grained parallelismTask-dependence analysisNested tasksHeterogeneous task schedulingEnergy savingFPGATask-based programming modelsMatrius de portes programables per l'usuariMultiprocessadorsProcessament en paral·lel (Ordinadors)Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.Task-based programming models such as OpenMP 5.0 and OmpSs are simple to use and powerful enough to exploit task parallelism of applications over multicore, manycore and heterogeneous systems. However, their software-only runtimes introduce relevant overhead when targeting fine-grained tasks, resulting in performance losses. To overcome this drawback, we present a hardware runtime Picos++ that accelerates critical runtime functions such as task dependence analysis, nested task support, and heterogeneous task scheduling. As a proof-of-concept, the Picos++ hardware runtime has been integrated with a compiler infrastructure that supports parallel task-based programming models. A FPGA SoC running Linux OS has been used to implement the hardware accelerated part of Picos++, integrated with a heterogeneous system composed of 4 symmetric multiprocessor (SMP) cores and several hardware functional accelerators (HwAccs) for task execution. Results show significant improvements on energy and performance compared to state-of-the-art parallel software-only runtimes. With Picos++, applications can achieve up to 7.6x speedup and save up to 90 percent of energy, when using 4 threads and up to 4 HwAccs, and even reach a speedup of 16x over the software alternative when using 12 HwAccs and small tasks.Peer Reviewed20192019-09-0120192019-11-26journal articlehttp://purl.org/coar/resource_type/c_6501AMhttp://purl.org/coar/version/c_ab4af688f83e57aainfo:eu-repo/semantics/articleapplication/pdfhttps://hdl.handle.net/2117/173031https://dx.doi.org/10.1109/TPDS.2019.2907493reponame:UPCommons. Portal del coneixement obert de la UPCinstname:Universitat Politècnica de Catalunya (UPC)InglésengMinisterio de Economía y Competitividad http://doi.org/10.13039/501100003329 TIN2015-65316-P COMPUTACION DE ALTAS PRESTACIONES VIIopen accesshttp://purl.org/coar/access_right/c_abf2info:eu-repo/semantics/openAccessoai:upcommons.upc.edu:2117/1730312026-05-27T15:37:01Z
dc.title.none.fl_str_mv A hardware runtime for task-based programming models
title A hardware runtime for task-based programming models
spellingShingle A hardware runtime for task-based programming models
Tan, Xubin
Field programmable gate arrays
Multiprocessors
Parallel processing (Electronic computers)
Fine-grained parallelism
Task-dependence analysis
Nested tasks
Heterogeneous task scheduling
Energy saving
FPGA
Task-based programming models
Matrius de portes programables per l'usuari
Multiprocessadors
Processament en paral·lel (Ordinadors)
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
title_short A hardware runtime for task-based programming models
title_full A hardware runtime for task-based programming models
title_fullStr A hardware runtime for task-based programming models
title_full_unstemmed A hardware runtime for task-based programming models
title_sort A hardware runtime for task-based programming models
dc.creator.none.fl_str_mv Tan, Xubin
Bosch, Jaume
Álvarez, Carlos
Jiménez González, Daniel|||0000-0001-6064-7883
Ayguadé Parra, Eduard|||0000-0002-5146-103X
Valero Cortés, Mateo|||0000-0003-2917-2482
author Tan, Xubin
author_facet Tan, Xubin
Bosch, Jaume
Álvarez, Carlos
Jiménez González, Daniel|||0000-0001-6064-7883
Ayguadé Parra, Eduard|||0000-0002-5146-103X
Valero Cortés, Mateo|||0000-0003-2917-2482
author_role author
author2 Bosch, Jaume
Álvarez, Carlos
Jiménez González, Daniel|||0000-0001-6064-7883
Ayguadé Parra, Eduard|||0000-0002-5146-103X
Valero Cortés, Mateo|||0000-0003-2917-2482
author2_role author
author
author
author
author
dc.subject.none.fl_str_mv Field programmable gate arrays
Multiprocessors
Parallel processing (Electronic computers)
Fine-grained parallelism
Task-dependence analysis
Nested tasks
Heterogeneous task scheduling
Energy saving
FPGA
Task-based programming models
Matrius de portes programables per l'usuari
Multiprocessadors
Processament en paral·lel (Ordinadors)
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
topic Field programmable gate arrays
Multiprocessors
Parallel processing (Electronic computers)
Fine-grained parallelism
Task-dependence analysis
Nested tasks
Heterogeneous task scheduling
Energy saving
FPGA
Task-based programming models
Matrius de portes programables per l'usuari
Multiprocessadors
Processament en paral·lel (Ordinadors)
Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
description © 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
publishDate 2019
dc.date.none.fl_str_mv 2019
2019-09-01
2019
2019-11-26
dc.type.none.fl_str_mv journal article
http://purl.org/coar/resource_type/c_6501
AM
http://purl.org/coar/version/c_ab4af688f83e57aa
dc.type.openaire.fl_str_mv info:eu-repo/semantics/article
format article
dc.identifier.none.fl_str_mv https://hdl.handle.net/2117/173031
https://dx.doi.org/10.1109/TPDS.2019.2907493
url https://hdl.handle.net/2117/173031
https://dx.doi.org/10.1109/TPDS.2019.2907493
dc.language.none.fl_str_mv Inglés
eng
language_invalid_str_mv Inglés
language eng
dc.relation.none.fl_str_mv Ministerio de Economía y Competitividad http://doi.org/10.13039/501100003329 TIN2015-65316-P COMPUTACION DE ALTAS PRESTACIONES VII
dc.rights.none.fl_str_mv open access
http://purl.org/coar/access_right/c_abf2
dc.rights.openaire.fl_str_mv info:eu-repo/semantics/openAccess
rights_invalid_str_mv open access
http://purl.org/coar/access_right/c_abf2
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv application/pdf
dc.source.none.fl_str_mv reponame:UPCommons. Portal del coneixement obert de la UPC
instname:Universitat Politècnica de Catalunya (UPC)
instname_str Universitat Politècnica de Catalunya (UPC)
reponame_str UPCommons. Portal del coneixement obert de la UPC
collection UPCommons. Portal del coneixement obert de la UPC
repository.name.fl_str_mv
repository.mail.fl_str_mv
_version_ 1869402520974000128
score 15,300719

Similares en LA Referencia