RISC-V Floating Point Unit
This document explores the representation and processing of arithmetic data, with a focus on Floating Point (FP) operations for RISC-V architecture. It introduces the IEEE 754 standard for FP representation, detailing its evolution and significance in achieving portability and reliability in hardwar...
| Authors: | , |
|---|---|
| Format: | master thesis |
| Status: | Versión aceptada para publicación |
| Publication Date: | 2024 |
| Country: | México |
| Institution: | Instituto Tecnológico y de Estudios Superiores de Occidente |
| Repository: | Repositorio Institucional del ITESO |
| Language: | English |
| OAI Identifier: | oai:rei.iteso.mx:11117/11225 |
| Online Access: | https://hdl.handle.net/11117/11225 |
| Access Level: | Open access |
| Keyword: | RISC-V Architecture Floating Point Units |
| Summary: | This document explores the representation and processing of arithmetic data, with a focus on Floating Point (FP) operations for RISC-V architecture. It introduces the IEEE 754 standard for FP representation, detailing its evolution and significance in achieving portability and reliability in hardware units. Challenges associated with FP operations, such as high storage and execution costs, are addressed, necessitating dedicated Floating Point Units (FPUs) to optimize performance. The document proposes the implementation of an FPU for RISC-V architecture as a means to align with industry standards and contribute to scientific advancements. It discusses various number representations, the IEEE FP standard, and the role of FPUs within processor designs. Additionally, it outlines the problem statement, objectives, and expected impact of FPU implementation, providing insights into the division and square root algorithms used for FPU implementation. Overall, this document provides a comprehensive overview of FP operations, the IEEE 754 standard, FPU implementation challenges, and the significance of RISC-V architecture in contemporary computing. |
|---|