The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements

A mathematical model of the voltage drop which arises in on-chip power distribution networks is used to compare the maximum voltage drop in the case of different geometric arrangements of the pads supplying power to the chip. These include the square or Manhattan power pad arrangement, which current...

Descripción completa

Detalles Bibliográficos
Autores: Carroll, Tom, Ortega Cerdà, Joaquim
Tipo de recurso: artículo
Estado:Versión publicada
Fecha de publicación:2014
País:España
Institución:Varias* (Consorci de Biblioteques Universitáries de Catalunya, Centre de Serveis Científics i Acadèmics de Catalunya)
Repositorio:Recercat. Dipósit de la Recerca de Catalunya
OAI Identifier:oai:recercat.cat:2445/55245
Acceso en línea:https://hdl.handle.net/2445/55245
Access Level:acceso abierto
Palabra clave:Arquitectura d'ordinadors
Funcions el·líptiques
Integrals
Computer architecture
Elliptic functions
id ES_efb68f58a92a17d8bb4bd2ae0043dc88
oai_identifier_str oai:recercat.cat:2445/55245
network_acronym_str ES
network_name_str España
repository_id_str
spelling The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangementsCarroll, TomOrtega Cerdà, JoaquimArquitectura d'ordinadorsFuncions el·líptiquesIntegralsComputer architectureElliptic functionsIntegralsA mathematical model of the voltage drop which arises in on-chip power distribution networks is used to compare the maximum voltage drop in the case of different geometric arrangements of the pads supplying power to the chip. These include the square or Manhattan power pad arrangement, which currently predominates, as well as equilateral triangular and hexagonal arrangements. In agreement with the findings in the literature and with physical and SPICE models, the equilateral triangular power pad arrangement is found to minimize the maximum voltage drop. This headline finding is a consequence of relatively simple formulas for the voltage drop, with explicit error bounds, which are established using complex analysis techniques, and elliptic functions in particular.Cambridge University Press2014201520142014info:eu-repo/semantics/articleinfo:eu-repo/semantics/publishedVersion21 p.application/pdfhttps://hdl.handle.net/2445/55245Articles publicats en revistes (Matemàtiques i Informàtica)reponame:Recercat. Dipósit de la Recerca de Catalunyainstname:Varias* (Consorci de Biblioteques Universitáries de Catalunya, Centre de Serveis Científics i Acadèmics de Catalunya)InglésReproducció del document publicat a: 10.1017/S0956792514000114European Journal of Applied Mathematics, 2014, p. 1-21http://dx.doi.org/10.1017/S0956792514000114(c) Cambridge University Press, 2014info:eu-repo/semantics/openAccessoai:recercat.cat:2445/552452026-05-29T05:05:01Z
dc.title.none.fl_str_mv The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
title The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
spellingShingle The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
Carroll, Tom
Arquitectura d'ordinadors
Funcions el·líptiques
Integrals
Computer architecture
Elliptic functions
Integrals
title_short The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
title_full The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
title_fullStr The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
title_full_unstemmed The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
title_sort The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
dc.creator.none.fl_str_mv Carroll, Tom
Ortega Cerdà, Joaquim
author Carroll, Tom
author_facet Carroll, Tom
Ortega Cerdà, Joaquim
author_role author
author2 Ortega Cerdà, Joaquim
author2_role author
dc.subject.none.fl_str_mv Arquitectura d'ordinadors
Funcions el·líptiques
Integrals
Computer architecture
Elliptic functions
Integrals
topic Arquitectura d'ordinadors
Funcions el·líptiques
Integrals
Computer architecture
Elliptic functions
Integrals
description A mathematical model of the voltage drop which arises in on-chip power distribution networks is used to compare the maximum voltage drop in the case of different geometric arrangements of the pads supplying power to the chip. These include the square or Manhattan power pad arrangement, which currently predominates, as well as equilateral triangular and hexagonal arrangements. In agreement with the findings in the literature and with physical and SPICE models, the equilateral triangular power pad arrangement is found to minimize the maximum voltage drop. This headline finding is a consequence of relatively simple formulas for the voltage drop, with explicit error bounds, which are established using complex analysis techniques, and elliptic functions in particular.
publishDate 2014
dc.date.none.fl_str_mv 2014
2014
2014
2015
dc.type.none.fl_str_mv info:eu-repo/semantics/article
info:eu-repo/semantics/publishedVersion
format article
status_str publishedVersion
dc.identifier.none.fl_str_mv https://hdl.handle.net/2445/55245
url https://hdl.handle.net/2445/55245
dc.language.none.fl_str_mv Inglés
language_invalid_str_mv Inglés
dc.relation.none.fl_str_mv Reproducció del document publicat a: 10.1017/S0956792514000114
European Journal of Applied Mathematics, 2014, p. 1-21
http://dx.doi.org/10.1017/S0956792514000114
dc.rights.none.fl_str_mv (c) Cambridge University Press, 2014
info:eu-repo/semantics/openAccess
rights_invalid_str_mv (c) Cambridge University Press, 2014
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv 21 p.
application/pdf
dc.publisher.none.fl_str_mv Cambridge University Press
publisher.none.fl_str_mv Cambridge University Press
dc.source.none.fl_str_mv Articles publicats en revistes (Matemàtiques i Informàtica)
reponame:Recercat. Dipósit de la Recerca de Catalunya
instname:Varias* (Consorci de Biblioteques Universitáries de Catalunya, Centre de Serveis Científics i Acadèmics de Catalunya)
instname_str Varias* (Consorci de Biblioteques Universitáries de Catalunya, Centre de Serveis Científics i Acadèmics de Catalunya)
reponame_str Recercat. Dipósit de la Recerca de Catalunya
collection Recercat. Dipósit de la Recerca de Catalunya
repository.name.fl_str_mv
repository.mail.fl_str_mv
_version_ 1869423889359044609
score 15,811543