Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors

CMOS image sensors based on single-photon avalanche-diodes (SPAD) are suitable for 2D and 3D vision. Limited by uncorrelated noise and/or low illumination conditions, image capturing becomes nearly impossible in a single-shot exposure time. Moreover, the depth accuracy is affected by jitter. Therefo...

Descripción completa

Detalles Bibliográficos
Autores: Vornicu, Ion, Carmona Galán, Ricardo, Rodríguez Vázquez, Ángel Benito
Tipo de recurso: artículo
Estado:Versión aceptada para publicación
Fecha de publicación:2018
País:España
Institución:Universidad de Sevilla (US)
Repositorio:idUS. Depósito de Investigación de la Universidad de Sevilla
OAI Identifier:oai:idus.us.es:11441/88601
Acceso en línea:https://hdl.handle.net/11441/88601
https://doi.org/10.1109/JSEN.2017.2784484
Access Level:acceso abierto
Palabra clave:2D/3D SPAD image sensor
2D/3D real-time inter-frame histogram builder
In-pixel TDC
Direct ToF
id ES_46ff2085bb4faeea318934964ba5ce97
oai_identifier_str oai:idus.us.es:11441/88601
network_acronym_str ES
network_name_str España
repository_id_str
spelling Real-Time Inter-Frame Histogram Builder for SPAD Image SensorsVornicu, IonCarmona Galán, RicardoRodríguez Vázquez, Ángel Benito2D/3D SPAD image sensor2D/3D real-time inter-frame histogram builderIn-pixel TDCDirect ToFCMOS image sensors based on single-photon avalanche-diodes (SPAD) are suitable for 2D and 3D vision. Limited by uncorrelated noise and/or low illumination conditions, image capturing becomes nearly impossible in a single-shot exposure time. Moreover, the depth accuracy is affected by jitter. Therefore, many frames need to be taken to reconstruct the final accurate image. The proposed reconstruction algorithm is based on pixel-wise histogram building. Specifically, a histogram is built on the fly for each pixel of the array from the ongoing acquired frames. This paper presents the design and implementation on FPGA of a real-time pixel-wise inter-frame histogram builder at 1 kfps. The design has been proven with a 64 × 64-pixels SPAD camera. Its remarkable robustness has been demonstrated in harsh conditions, such as 42 kHz of dark count rate (DCR) and high background illumination up to 20 times larger than the DCR. The system has a graphic user interface for 2D/3D imager configuration, image streaming, and pixel-wise histogram streaming.Office of Naval Research (USA) N000141410355Ministerio de Economía y Competitividad TEC2015-66878-C3-1-RJunta de Andalucía P12-TIC 2338Premio Anual Publicación Científica Destacada de la US. Facultad de FísicaInstitute of Electrical and Electronics EngineersElectrónica y Electromagnetismo2018info:eu-repo/semantics/articleinfo:eu-repo/semantics/acceptedVersionapplication/pdfapplication/pdfhttps://hdl.handle.net/11441/88601https://doi.org/10.1109/JSEN.2017.2784484reponame:idUS. Depósito de Investigación de la Universidad de Sevillainstname:Universidad de Sevilla (US)InglésIEEE Sensors Journal, 18 (4), 1576-1584.N000141410355TEC2015-66878-C3-1-RP12-TIC 2338https://doi.org/10.1109/JSEN.2017.2784484info:eu-repo/semantics/openAccessoai:idus.us.es:11441/886012026-06-17T12:51:07Z
dc.title.none.fl_str_mv Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
title Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
spellingShingle Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
Vornicu, Ion
2D/3D SPAD image sensor
2D/3D real-time inter-frame histogram builder
In-pixel TDC
Direct ToF
title_short Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
title_full Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
title_fullStr Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
title_full_unstemmed Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
title_sort Real-Time Inter-Frame Histogram Builder for SPAD Image Sensors
dc.creator.none.fl_str_mv Vornicu, Ion
Carmona Galán, Ricardo
Rodríguez Vázquez, Ángel Benito
author Vornicu, Ion
author_facet Vornicu, Ion
Carmona Galán, Ricardo
Rodríguez Vázquez, Ángel Benito
author_role author
author2 Carmona Galán, Ricardo
Rodríguez Vázquez, Ángel Benito
author2_role author
author
dc.contributor.none.fl_str_mv Electrónica y Electromagnetismo
dc.subject.none.fl_str_mv 2D/3D SPAD image sensor
2D/3D real-time inter-frame histogram builder
In-pixel TDC
Direct ToF
topic 2D/3D SPAD image sensor
2D/3D real-time inter-frame histogram builder
In-pixel TDC
Direct ToF
description CMOS image sensors based on single-photon avalanche-diodes (SPAD) are suitable for 2D and 3D vision. Limited by uncorrelated noise and/or low illumination conditions, image capturing becomes nearly impossible in a single-shot exposure time. Moreover, the depth accuracy is affected by jitter. Therefore, many frames need to be taken to reconstruct the final accurate image. The proposed reconstruction algorithm is based on pixel-wise histogram building. Specifically, a histogram is built on the fly for each pixel of the array from the ongoing acquired frames. This paper presents the design and implementation on FPGA of a real-time pixel-wise inter-frame histogram builder at 1 kfps. The design has been proven with a 64 × 64-pixels SPAD camera. Its remarkable robustness has been demonstrated in harsh conditions, such as 42 kHz of dark count rate (DCR) and high background illumination up to 20 times larger than the DCR. The system has a graphic user interface for 2D/3D imager configuration, image streaming, and pixel-wise histogram streaming.
publishDate 2018
dc.date.none.fl_str_mv 2018
dc.type.none.fl_str_mv info:eu-repo/semantics/article
info:eu-repo/semantics/acceptedVersion
format article
status_str acceptedVersion
dc.identifier.none.fl_str_mv https://hdl.handle.net/11441/88601
https://doi.org/10.1109/JSEN.2017.2784484
url https://hdl.handle.net/11441/88601
https://doi.org/10.1109/JSEN.2017.2784484
dc.language.none.fl_str_mv Inglés
language_invalid_str_mv Inglés
dc.relation.none.fl_str_mv IEEE Sensors Journal, 18 (4), 1576-1584.
N000141410355
TEC2015-66878-C3-1-R
P12-TIC 2338
https://doi.org/10.1109/JSEN.2017.2784484
dc.rights.none.fl_str_mv info:eu-repo/semantics/openAccess
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv application/pdf
application/pdf
dc.publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
dc.source.none.fl_str_mv reponame:idUS. Depósito de Investigación de la Universidad de Sevilla
instname:Universidad de Sevilla (US)
instname_str Universidad de Sevilla (US)
reponame_str idUS. Depósito de Investigación de la Universidad de Sevilla
collection idUS. Depósito de Investigación de la Universidad de Sevilla
repository.name.fl_str_mv
repository.mail.fl_str_mv
_version_ 1869407265392427008
score 15,300724

Similares en LA Referencia