Bit-serial and digit-serial GF(2m) Montgomery multipliers using linear feedback shift registers

This work presents novel multipliers for Montgomery multiplication defined on binary fields GF(2m). Different to state of the art Montgomery multipliers, this work uses a linear feedback shift register (LFSR) as the main building block. The authors studied different architectures for bit-serial and...

Descripción completa

Detalles Bibliográficos
Autores: MIGUEL MORALES SANDOVAL, CLAUDIA FEREGRINO URIBE, Paris Kitsos
Tipo de recurso: artículo
Estado:Versión aceptada para publicación
Fecha de publicación:2011
País:México
Institución:Instituto Nacional de Astrofísica, Óptica y Electrónica
Repositorio:Repositorio Institucional del INAOE
OAI Identifier:oai:inaoe.repositorioinstitucional.mx:1009/1601
Acceso en línea:http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/1601
Access Level:acceso abierto
Palabra clave:info:eu-repo/classification/cti/1
info:eu-repo/classification/cti/12
info:eu-repo/classification/cti/1203
Descripción
Sumario:This work presents novel multipliers for Montgomery multiplication defined on binary fields GF(2m). Different to state of the art Montgomery multipliers, this work uses a linear feedback shift register (LFSR) as the main building block. The authors studied different architectures for bit-serial and digit-serial Montgomery multipliers using the LFSR and the Montgomery factors xm and xm−1. The proposed multipliers are for different classes of irreducible polynomials: general, all one polynomials, pentanomials and trinomials. The results show that the use of LFSRs simplifies the design of the multipliers architecture reducing area resources and retaining high performance compared to related works.