Frame, bit and chip error rate evaluation for a DSSS communication system
The relation between chips, bits and frames error rates in the Additive White Gaussian Noise (AWGN) channel for a Direct Sequence Spread Spectrum (DSSS) system, in Multiple Access Interference (MAI) conditions is evaluated. A simple error-correction code (ECC) for the Frame Error Rate (FER) evaluati...
| Authors: | , , |
|---|---|
| Format: | article |
| Status: | Published version |
| Publication Date: | 2008 |
| Country: | México |
| Institution: | Instituto Politécnico Nacional |
| Repository: | Redalyc-IPN |
| OAI Identifier: | oai:redalyc.org:40490306 |
| Online Access: | https://www.redalyc.org/articulo.oa?id=40490306 |
| Access Level: | Open access |
| Keyword: | Ingeniería Simulation spread spectrum multiple access frame error rate |
| Summary: | The relation between chips, bits and frames error rates in the Additive White Gaussian Noise (AWGN) channel for a Direct Sequence Spread Spectrum (DSSS) system, in Multiple Access Interference (MAI) conditions is evaluated. A simple error-correction code (ECC) for the Frame Error Rate (FER) evaluation is used. 64 bits (chips) Pseudo Noise (PN) sequences are employed for the spread spectrum transmission.An iterative Montecarlo (stochastic) simulation is used to evaluate how many errors on chips are introduced for channel effects and how they are related to the bit errors. It canbe observed how the bit errors may eventually cause a frame error, i. e. CODEC or com munication error. These results are useful for academics, engineers, or professionals alike. |
|---|