Design of a low power FFT architecture for 6G
| Autor: | |
|---|---|
| Tipo de recurso: | tesis de maestría |
| Fecha de publicación: | 2021 |
| País: | España |
| Institución: | Universidad Politécnica de Madrid |
| Repositorio: | Archivo Digital UPM |
| OAI Identifier: | oai:oa.upm.es:68451 |
| Acceso en línea: | https://oa.upm.es/68451/ |
| Access Level: | acceso abierto |
| Palabra clave: | FFT VHDL ASIC radix shift-and-add CORDIC algorithmic transformations. |
| id |
ES_f3a123a58ba5d8cfa8e6c3f2b9716cf2 |
|---|---|
| oai_identifier_str |
oai:oa.upm.es:68451 |
| network_acronym_str |
ES |
| network_name_str |
España |
| repository_id_str |
|
| spelling |
Design of a low power FFT architecture for 6GViqueira Rodríguez, ManuelFFTVHDLASICradixshift-and-addCORDICalgorithmic transformations.Garrido Galvez, MarioLópez Vallejo, María Luisa20212021-07-06master thesishttp://purl.org/coar/resource_type/c_bdccinfo:eu-repo/semantics/masterThesishttps://oa.upm.es/68451/reponame:Archivo Digital UPMinstname:Universidad Politécnica de MadridEspañolesopen accesshttp://purl.org/coar/access_right/c_abf2info:eu-repo/semantics/openAccessoai:oa.upm.es:684512026-06-21T12:45:07Z |
| dc.title.none.fl_str_mv |
Design of a low power FFT architecture for 6G |
| title |
Design of a low power FFT architecture for 6G |
| spellingShingle |
Design of a low power FFT architecture for 6G Viqueira Rodríguez, Manuel FFT VHDL ASIC radix shift-and-add CORDIC algorithmic transformations. |
| title_short |
Design of a low power FFT architecture for 6G |
| title_full |
Design of a low power FFT architecture for 6G |
| title_fullStr |
Design of a low power FFT architecture for 6G |
| title_full_unstemmed |
Design of a low power FFT architecture for 6G |
| title_sort |
Design of a low power FFT architecture for 6G |
| dc.creator.none.fl_str_mv |
Viqueira Rodríguez, Manuel |
| author |
Viqueira Rodríguez, Manuel |
| author_facet |
Viqueira Rodríguez, Manuel |
| author_role |
author |
| dc.contributor.none.fl_str_mv |
Garrido Galvez, Mario López Vallejo, María Luisa |
| dc.subject.none.fl_str_mv |
FFT VHDL ASIC radix shift-and-add CORDIC algorithmic transformations. |
| topic |
FFT VHDL ASIC radix shift-and-add CORDIC algorithmic transformations. |
| publishDate |
2021 |
| dc.date.none.fl_str_mv |
2021 2021-07-06 |
| dc.type.none.fl_str_mv |
master thesis http://purl.org/coar/resource_type/c_bdcc |
| dc.type.openaire.fl_str_mv |
info:eu-repo/semantics/masterThesis |
| format |
masterThesis |
| dc.identifier.none.fl_str_mv |
https://oa.upm.es/68451/ |
| url |
https://oa.upm.es/68451/ |
| dc.language.none.fl_str_mv |
Español es |
| language_invalid_str_mv |
Español es |
| dc.rights.none.fl_str_mv |
open access http://purl.org/coar/access_right/c_abf2 |
| dc.rights.openaire.fl_str_mv |
info:eu-repo/semantics/openAccess |
| rights_invalid_str_mv |
open access http://purl.org/coar/access_right/c_abf2 |
| eu_rights_str_mv |
openAccess |
| dc.source.none.fl_str_mv |
reponame:Archivo Digital UPM instname:Universidad Politécnica de Madrid |
| instname_str |
Universidad Politécnica de Madrid |
| reponame_str |
Archivo Digital UPM |
| collection |
Archivo Digital UPM |
| repository.name.fl_str_mv |
|
| repository.mail.fl_str_mv |
|
| _version_ |
1869424395258167296 |
| score |
15,301603 |