Leveraging Posit Arithmetic in Deep Neural Networks

The IEEE 754 Standard for Floating-Point Arithmetic has been for decades imple mented in the vast majority of modern computer systems to manipulate and com pute real numbers. Recently, John L. Gustafson introduced a new data type called positTM to represent real numbers on computers. This emerging f...

Descripción completa

Detalles Bibliográficos
Autor: Murillo Montero, Raúl
Tipo de recurso: tesis de maestría
Fecha de publicación:2021
País:España
Institución:Universidad Complutense de Madrid (UCM)
Repositorio:Docta Complutense
Idioma:español
OAI Identifier:oai:docta.ucm.es:20.500.14352/9180
Acceso en línea:https://hdl.handle.net/20.500.14352/9180
Access Level:acceso abierto
Palabra clave:004(043.3)
Posit arithmetic
Deep neural networks
Training
Inference
Adder
Multiplier
Computer arithmetic.
Aritmética Posit
Redes neuronales profundas
Entrenamiento
Inferencia
Sumador
Multiplicador
Aritmética de computadores.
Informática (Informática)
1203.17 Informática
Descripción
Sumario:The IEEE 754 Standard for Floating-Point Arithmetic has been for decades imple mented in the vast majority of modern computer systems to manipulate and com pute real numbers. Recently, John L. Gustafson introduced a new data type called positTM to represent real numbers on computers. This emerging format was designed with the aim of replacing IEEE 754 floating-point numbers by providing certain ad vantages over them, such as a larger dynamic range, higher accuracy, bitwise iden tical results across systems, or simpler hardware, among others. The interesting properties of the posit format seem to be really useful under the scenario of deep neural networks. In this Master’s thesis, the properties of posit arithmetic are studied with the aim of leveraging them for the training and inference of deep neural networks. For this purpose, a framework for neural networks based on the posit format is developed. The results show that posits can achieve similar accuracy results as floating-point numbers with half of the bit width without modifications in the training and infer ence flows of deep neural networks. The hardware cost of the posit arithmetic units needed for operating with neural networks (this is, additions and multiplications) is also studied in this work, obtaining great improvements in terms of area and power savings with respect state-of-the-art implementations.