A Multilevel Bottom-Up Optimization Methodology for the Automated Synthesis of RF Systems
In recent years there has been a growing interest in electronic design automation methodologies for the optimization- based design of radiofrequency circuits and systems. While for simple circuits several successful methodologies have been proposed, these very same methodologies exhibit significant...
| Authors: | , , , , , , |
|---|---|
| Format: | article |
| Status: | Versión aceptada para publicación |
| Publication Date: | 2019 |
| Country: | España |
| Institution: | Universidad de Sevilla (US) |
| Repository: | idUS. Depósito de Investigación de la Universidad de Sevilla |
| OAI Identifier: | oai:idus.us.es:11441/166813 |
| Online Access: | https://hdl.handle.net/11441/166813 https://doi.org/10.1109/TCAD.2018.2890528 |
| Access Level: | Open access |
| Keyword: | bottom-up design methodology radio- frequency automated design multi-objective optimization surrogate modeling |
| Summary: | In recent years there has been a growing interest in electronic design automation methodologies for the optimization- based design of radiofrequency circuits and systems. While for simple circuits several successful methodologies have been proposed, these very same methodologies exhibit significant deficiencies when the complexity of the circuit is increased. The majority of the published methodologies that can tackle radiofrequency systems are either based on high-level system specification tools or use models to estimate the system performances. Hence, such approaches do not usually provide the desired accuracy for RF systems. In this work, a methodology based on hierarchical multilevel bottom-up design approaches is presented, where multi-objective optimization algorithms are used to design an entire radiofrequency system from the passive component level up to the system level. Furthermore, each level of the hierarchy is simulated with the highest accuracy possible: electromagnetic simulation accuracy at device-level and electrical simulations at circuit/system-level. |
|---|