Single-carrier phase-disposition PWM implementation for multilevel flying capacitor converters

This letter proposes a new implementation of phase-disposition pulse-width modulation (PD-PWM) for multilevel flying capacitor (FC) converters using a single triangular carrier. The proposed implementation is much simpler than conventional PD-PWM techniques based on multiple trapezoidal-shaped carri...

ver descrição completa

Detalhes bibliográficos
Autores: Ghias, Amer M.Y.M., Pou Félix, Josep, Capellá Frau, Gabriel José|||0000-0002-2159-1351, Agelidis, Vassilios, Aguilera, Ricardo P, Meynard, Thierry A.
Formato: artículo
Fecha de publicación:2015
País:España
Recursos:Universitat Politècnica de Catalunya (UPC)
Repositorio:UPCommons. Portal del coneixement obert de la UPC
Idioma:inglés
OAI Identifier:oai:upcommons.upc.edu:2117/28396
Acesso em linha:https://hdl.handle.net/2117/28396
https://dx.doi.org/10.1109/TPEL.2015.2427201
Access Level:acceso abierto
Palavra-chave:Electric capacity
Electric current converters
Modulation (Electronics)
Flying capacitor (FC) converter
multilevel converter
natural voltage control
pulse-width modulation
VOLTAGE-BALANCING METHOD
SHIFTED PWM
INVERTER
Capacitat elèctrica
Convertidors de corrent elèctric
Modulació (Electrònica)
Àrees temàtiques de la UPC::Enginyeria electrònica
Descrição
Resumo:This letter proposes a new implementation of phase-disposition pulse-width modulation (PD-PWM) for multilevel flying capacitor (FC) converters using a single triangular carrier. The proposed implementation is much simpler than conventional PD-PWM techniques based on multiple trapezoidal-shaped carriers, generates the same results as far as natural capacitor voltage balance is concerned and offers better quality line-to-line voltages when compared to phase-shifted PWM. The proposed algorithm is based on reshaping the reference signal to fit within the range of a single carrier and assigning each crossing of the reference signal with the carrier to a particular pair of switches at any time. The proposed algorithm is suitable for digital implementation taking maximum benefit from the PWM units available in the processor. Simulation and experimental results are presented from the five-level FC converter to verify the proposed PD-PWM implementation.