High-Performance Time Server Core for FPGA System-on-Chip

This paper presents the complete design and implementation of a low-cost, low-footprint, network time protocol server core for field programmable gate arrays. The core uses a carefully designed modular architecture, which is fully implemented in hardware using digital circuits and systems. Most rema...

Descripción completa

Detalles Bibliográficos
Autores: Viejo Cortés, Julián, Juan Chico, Jorge, Bellido Díaz, Manuel Jesús, Ruiz de Clavijo Vázquez, Paulino, Guerrero Martos, David, Ostúa Arangüena, Enrique, Cano Quiveu, Germán
Tipo de recurso: artículo
Estado:Versión publicada
Fecha de publicación:2019
País:España
Institución:Universidad de Sevilla (US)
Repositorio:idUS. Depósito de Investigación de la Universidad de Sevilla
OAI Identifier:oai:idus.us.es:11441/91716
Acceso en línea:https://hdl.handle.net/11441/91716
https://doi.org/10.3390/electronics8050528
Access Level:acceso abierto
Palabra clave:System-on-chip
Digital integrated circuits
Field programmable gate array (FPGA)
Network time synchronization
Network time protocol
Hardware timestamping
Internet of Things
Descripción
Sumario:This paper presents the complete design and implementation of a low-cost, low-footprint, network time protocol server core for field programmable gate arrays. The core uses a carefully designed modular architecture, which is fully implemented in hardware using digital circuits and systems. Most remarkable novelties introduced are a hardware-optimized timekeeping algorithm implementation, and a full-hardware protocol stack and automatic network configuration. As a result, the core is able to achieve similar accuracy and performance to typical high-performance network time protocol server equipment. The core uses a standard global positioning system receiver as time reference, has a small footprint and can easily fit in a low-range field-programmable chip, greatly scaling down from previous system-on-chip time synchronization systems. Accuracy and performance results show that the core can serve hundreds of thousands of network time clients with negligible accuracy degradation, in contrast to state-of-the-art high-performance time server equipment. Therefore, this core provides a valuable time server solution for a wide range of emerging embedded and distributed network applications such as the Internet of Things and the smart grid, at a fraction of the cost and footprint of current discrete and embedded solutions.