Contributions to the FVM formal verification methodology
Currently, digital designs are becoming increasingly complex, leading to a growing gap between design complexity and verification effectiveness. Although the number of verification engineers has increased relative to design engineers, verification methods have remained close to unchanged during the...
| Autor: | |
|---|---|
| Tipo de recurso: | tesis de maestría |
| Estado: | Versión enviada para evaluación y publicación |
| Fecha de publicación: | 2026 |
| País: | España |
| Institución: | Universidad de Sevilla (US) |
| Repositorio: | idUS. Depósito de Investigación de la Universidad de Sevilla |
| OAI Identifier: | oai:idus.us.es:11441/183005 |
| Acceso en línea: | https://hdl.handle.net/11441/183005 |
| Access Level: | acceso abierto |
| Palabra clave: | Verificación por simulación Propidades Metodología de verificación formal FVM |
| Sumario: | Currently, digital designs are becoming increasingly complex, leading to a growing gap between design complexity and verification effectiveness. Although the number of verification engineers has increased relative to design engineers, verification methods have remained close to unchanged during the last decade, which has limited the possibilities for dealing with larger designs. In this context, formal verification can help complement traditional verification by simulation. Formal verification mathematically proves that the properties describing the design hold in all possible scenarios. Despite its potential, its adoption has been limited due to considerable knowledge requirements, which has traditionally deterred new users. This is especially complicated for VHDL users, as they must learn a new language to create the properties. This work explains the author’s contributions to the creation of a Formal Verification Methodology to reduce the entry barriers for formal verification, highlighting the creation of a repository of stable and incrementally complex examples, and the issues that have been found in several of these examples. |
|---|