Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief

© 2024 IEEE.

Detalles Bibliográficos
Autores: Liñán-Cembrano, Gustavo, Lourenço, Nuno, Horta, Nuno, Rosa, José M. de la
Tipo de recurso: artículo
Estado:Versión aceptada para publicación
Fecha de publicación:2024
País:España
Institución:Consejo Superior de Investigaciones Científicas (CSIC)
Repositorio:DIGITAL.CSIC. Repositorio Institucional del CSIC
OAI Identifier:oai:digital.csic.es:10261/390718
Acceso en línea:http://hdl.handle.net/10261/390718
https://api.elsevier.com/content/abstract/scopus_id/85174841487
Access Level:acceso abierto
Palabra clave:Analog and mixed-signal circuit design
Design automation
Neural networks
Optimization
id ES_05c91b78720b2a4aed53c50381e8e4e1
oai_identifier_str oai:digital.csic.es:10261/390718
network_acronym_str ES
network_name_str España
repository_id_str
spelling Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial BriefLiñán-Cembrano, GustavoLourenço, NunoHorta, NunoRosa, José M. de laAnalog and mixed-signal circuit designDesign automationNeural networksOptimization© 2024 IEEE.This tutorial brief shows how Artificial Neural Networks (ANNs) can be used for the optimization and automated design of analog and mixed-signal circuits. A survey of conventional and computational-intelligence design methods is given as a motivation towards using ANNs as optimization engines. A step-by-step procedure is described explaining the key aspects to consider in our approach, such as dataset preparation, ANNs modeling, training, and optimization of network hyperparameters. As an application, two case studies at different hierarchy levels are presented. The first one is the system-level sizing of Sigma-Delta Modulators (Σ Δ Ms), where ANNs are combined with behavioral simulations to generate valid circuit-level design variables for a given set of specifications. The second example combines ANNs with electrical simulators to optimize the circuit-level design of operational transconductance amplifiers. The results validate the presented approach and show its benefits with respect to prior art on synthesis methods of analog and mixed-signal circuits and systems.This work was supported in part by Grant PID2019-103876RB-I00, funded by MCIN/AEI/10.13039/501100011033, by the European Union ”ESF Investing in your future”, and by ”Junta de Andaluc´ıa” in Spain under grant P20- 00599, by Fundac¸ao para a Ci ˜ encia e a Tecnologia–Minist ˆ erio da Ci ´ encia, ˆ Tecnologia e Ensino Superior (FCT/MCTES), in Portugal, through national funds and, when applicable, co-funded by European Union (EU) funds under the project UIDB/50008/2020.Peer reviewedInstitute of Electrical and Electronics EngineersMinisterio de Ciencia e Innovación (España)Agencia Estatal de Investigación (España)Junta de AndalucíaFundação para a Ciência e a Tecnologia (Portugal)European CommissionLiñán-Cembrano, G. [0000-0003-1839-555X]Lourenço, Nuno [0000-0002-9625-6435]Horta, Nuno [0000-0002-1687-1447]Rosa, José M. de la [0000-0003-2848-9226]Consejo Superior de Investigaciones Científicas [https://ror.org/02gfc7t72]202520252024info:eu-repo/semantics/articlehttp://purl.org/coar/resource_type/c_6501Postprintinfo:eu-repo/semantics/acceptedVersionapplication/pdfhttp://hdl.handle.net/10261/390718https://api.elsevier.com/content/abstract/scopus_id/85174841487reponame:DIGITAL.CSIC. Repositorio Institucional del CSICinstname:Consejo Superior de Investigaciones Científicas (CSIC)Inglés#PLACEHOLDER_PARENT_METADATA_VALUE#info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2017-2020/PID2019-103876RB-I00https://doi.org/10.1109/TCSII.2023.3323886Síinfo:eu-repo/semantics/openAccessoai:digital.csic.es:10261/3907182026-05-22T06:33:51Z
dc.title.none.fl_str_mv Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
title Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
spellingShingle Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
Liñán-Cembrano, Gustavo
Analog and mixed-signal circuit design
Design automation
Neural networks
Optimization
title_short Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
title_full Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
title_fullStr Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
title_full_unstemmed Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
title_sort Design Automation of Analog and Mixed-Signal Circuits Using Neural Networks - A Tutorial Brief
dc.creator.none.fl_str_mv Liñán-Cembrano, Gustavo
Lourenço, Nuno
Horta, Nuno
Rosa, José M. de la
author Liñán-Cembrano, Gustavo
author_facet Liñán-Cembrano, Gustavo
Lourenço, Nuno
Horta, Nuno
Rosa, José M. de la
author_role author
author2 Lourenço, Nuno
Horta, Nuno
Rosa, José M. de la
author2_role author
author
author
dc.contributor.none.fl_str_mv Ministerio de Ciencia e Innovación (España)
Agencia Estatal de Investigación (España)
Junta de Andalucía
Fundação para a Ciência e a Tecnologia (Portugal)
European Commission
Liñán-Cembrano, G. [0000-0003-1839-555X]
Lourenço, Nuno [0000-0002-9625-6435]
Horta, Nuno [0000-0002-1687-1447]
Rosa, José M. de la [0000-0003-2848-9226]
Consejo Superior de Investigaciones Científicas [https://ror.org/02gfc7t72]
dc.subject.none.fl_str_mv Analog and mixed-signal circuit design
Design automation
Neural networks
Optimization
topic Analog and mixed-signal circuit design
Design automation
Neural networks
Optimization
description © 2024 IEEE.
publishDate 2024
dc.date.none.fl_str_mv 2024
2025
2025
dc.type.none.fl_str_mv info:eu-repo/semantics/article
http://purl.org/coar/resource_type/c_6501
Postprint
info:eu-repo/semantics/acceptedVersion
format article
status_str acceptedVersion
dc.identifier.none.fl_str_mv http://hdl.handle.net/10261/390718
https://api.elsevier.com/content/abstract/scopus_id/85174841487
url http://hdl.handle.net/10261/390718
https://api.elsevier.com/content/abstract/scopus_id/85174841487
dc.language.none.fl_str_mv Inglés
language_invalid_str_mv Inglés
dc.relation.none.fl_str_mv #PLACEHOLDER_PARENT_METADATA_VALUE#
info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2017-2020/PID2019-103876RB-I00
https://doi.org/10.1109/TCSII.2023.3323886

dc.rights.none.fl_str_mv info:eu-repo/semantics/openAccess
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv application/pdf
dc.publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
dc.source.none.fl_str_mv reponame:DIGITAL.CSIC. Repositorio Institucional del CSIC
instname:Consejo Superior de Investigaciones Científicas (CSIC)
instname_str Consejo Superior de Investigaciones Científicas (CSIC)
reponame_str DIGITAL.CSIC. Repositorio Institucional del CSIC
collection DIGITAL.CSIC. Repositorio Institucional del CSIC
repository.name.fl_str_mv
repository.mail.fl_str_mv
_version_ 1869402877580017664
score 15,811543